Autores
Aldape Pérez Mario
Yáñez Márquez Cornelio
Argüelles Cruz Amadeo José
Título FPGA Implementation of Parallel Alpha-Beta Associative Memories
Tipo Congreso
Sub-tipo SCOPUS
Descripción Lecture Notes in Computer Science
Resumen Associative memories have a number of properties, including a rapid, compute efficient best-match and intrinsic noise tolerance that make them ideal for many applications. However, a significant bottleneck to the use of associative memories in real-time systems is the amount of data that requires processing. Notwithstanding, Alpha-Beta Associative Memories have been widely used for color matching in industrial processes [1], text translation [2] and image retrieval applications [3]. The aim of this paper is to present the work that produced a dedicated hardware design, implemented on a field programmable gate array (FPGA) that applies the Alpha-Beta Associative Memories model for fingerprint verification tasks. Along the experimental phase, performance of the proposed associative memory architecture is measured by learning large sequences of symbols and recalling them successfully. As a result, a simple but efficient embedded processing architecture that overcomes various challenges involved in pattern recognition tasks is implemented on a Xilinx Spartan3 FPGA.
Observaciones 5th International Conference on Image Analysis and Recognition, ICIAR 2008; Code 72695; ISBN: 3540698116;978-354069811-1
Lugar Póvoa de Varzim
País Portugal
No. de páginas 1081-1090
Vol. / Cap. 5112
Inicio 2008-06-25
Fin 2008-06-27
ISBN/ISSN 3540698116;978-35406